Abstract-An improved clock-feedthrough compensation scheme for switched current system is proposed. Both the signal dependent and the constant clock-feedthrough terms are canceled by using both nMOS and pMOS current samplers and by adopting a source replication technique. The proposed current memory cell was fabricated with 0.6-m CMOS process. Both experimental and theoretical results on clockfeedthrough error reveal substantial reduction over the existing compensation schemes.
I. INTRODUCTION
The concept of the switched current (SI) techniques has been considered as a practical way of implementing the analog sampled data systems in CMOS technology [1] . However, the clockfeedthrough (CFT) problem has been known as a major limitation for various application areas [2] . Due to the square law characteristic of the memory MOS transistor, the CFT error voltage on the gate produces both the constant and the signal dependent errors in the output current. Several schemes have been proposed to minimize the CFT errors. However, most efforts were focused on the cancellation of either the signal independent part [3] or the signal dependent part of CFT [4] . Recently, a few SI memory cells for canceling both the constant and the signal dependent CFT errors have been proposed, but they require complex schemes and complicated device matching for appropriate current ratios [5] , [6] . In this paper, we analyze how the CFT error voltage on the gate produces both offset and harmonic distortions of the output current and propose an improved current memory cell capable of canceling both of the CFT error terms without the complicated matching requirements.
II. CFT ANALYSIS
In the SI memory cells, the first CFT error term is due to the fractional charge transfer from the switch transistor channel to the memory transistor gate depending on the capacitance ratio on each side of the switch. The latter error term is caused by the capacitive coupling of the clock signal through gate-diffusion overlap capacitance. This error voltage V will be added on the gate of the memory transistor, and it produces CFT errors in the output current [1] . It is known that V varies with the input signal current because Vgs depends on the input signal level and hence the injected charge varies. But, in SI sampled-data signal processing using CMOS technology, the memory transistors usually have W M L M to maintain high transconductance. The larger the area ratio between memory to switch transistor without affecting the settling behavior of the circuit, the less CFT error results. The basic current memory cell of Fig. 1(a) the CFT error current I is given by
where I is the bias current and i in is the input signal current. Separating I into dc and ac parts using Taylor series, if I > i in , gives 
The value of the dc term, IDC, contributes to the offset term, while the ac term, I AC , is a nonlinear function of i in , which causes the harmonic distortion in the CFT error current I.
In order to resolve the CFT problem, the circuit of Fig. 1(b) , utilizes a current source replication technique. The polarity of the first current memory's output is reversed by the pMOS current mirror, and it is added into the second current memory's output which has a current gain of two times larger than the first memory transistor. Assuming that the CFT error voltage of the second memory transistor is half of the first one, the CFT error current at the output node can be given as
Therefore, Fig. 1(b) is believed to cancel only signal dependent CFT error current [3] . So, for the sensible reduction of CFT error voltage, the area of memory transistor should be much larger than that of switching transistor, which also limit the bandwidth of the circuit because signal sampling process requires enough settling time for the appropriate accuracy.
III. PROPOSED SI MEMORY CELL
To cancel out the CFT errors in the conventional memory cell of Fig. 1(b) , the proposed circuit shown in Fig. 1(c) utilizes not only a current source replication technique, but also a double sampling technique using both pMOS and nMOS current memory. The proposed double sampling technique means that the signal independent CFT errors of nMOS current memory can be canceled at the output by generating same amount of signal independent CFT errors into opposite direction by PMOS current memory. The signal dependent CFT errors of the proposed circuit can be canceled by current source replication technique similar with the circuit Fig. 1(b) . So, we have introduced two pMOS current mirrors in addition to two basic nMOS current mirrors, and these mirrors are connected in such a way that requires opposing clock signals. The output currents of the memory cell, i o1 and i o2 are added at the output terminal, as shown in Fig. 1(c) . But, the polarity of the first output current is reversed by a current inverter which can be implemented by a basic current mirror. The second output is designed to have a current gain of two times larger than the first output, then the CFT error currents, I1 of io1 and I 2 of i o2 can be found as follows. significantly on the proposed circuit. The signal dependent CFT error has completely disappeared, and even the dc term in (6) can also be further reduced if the difference of the magnitude of the CFT error currents is minimized by proper sizing. The remaining CFT error current in (6) approximates to an small offset error. So, this is of little consequence since in circuits employing pairs of memory cells (integrators, differentiators, delay cells, etc.), the small offset of the first cell can be nearly cancelled by that of the second.
IV. EXPERIMENTAL RESULTS
In order to verify the validity of the proposed technique in canceling CFT effects, we compared the proposed CFT cancellation scheme [ Fig. 1(c) ] with the conventional scheme [ Fig. 1(b) ]. The size of the switch transistor was chosen to be 3/3 m to avoid dog-bone type layout and short channel effect. And the size of the current memory transistor was also chosen to be 3/3 for the worst case CFT reduction performance, and the bias current is fixed at 100 A. In the tests, a 10-kHz input of 20 A and a 250-kHz clock of 5 V were used. The output signal voltages of the conventional and the proposed cells are shown in Fig. 3 . It is shown that the proposed circuit exhibits smaller CFT errors than those of the conventional one. Also, to verify the improvement in signal fidelity, we have measured the total harmonic distortion (THD) for the various input for the conventional cell, the harmonics are 55 and 67 dB below the fundamental. The THD performance of the current memory cells are in Fig. 5 , where each value is the mean value for the 10 samples, and the dependencies of the THD on the input signal current are shown. As can be seen, the proposed cell is better than the conventional. These measurement results are well predicted with (1)- (6) , and it can be said that the proposed cell will be well performed against the anticipated process parameter and error voltage variations. In case of practical applications, the expected results will be better than the present measurement results, because the increase of the area of a memory transistor improves CFT, thermal noise (kT/C), and transistor mismatch characteristics. Also, the regulated or low voltage cascode will reduce output-input conductance ratio errors. Intensive simulations are accomplished for realistic signal in the range of 10 to 90% modulation and sensible transistor sizes. (W=L = 30=3 m and 2=0:6 m for memory and switch transistors.) Results confirm that error voltage is decreased as the size of the memory transistor increases as shown in Fig. 6 . The measured performance is summarized in Table I , and the microphotograph of the circuits is shown in Fig. 7. V. CONCLUSIONS Improved CFT compensation schemes for the switched-current systems have been proposed, in which both of constant and signal dependent CFT error terms are cancelled out by using both NMOS and PMOS current samplers and by adopting a current source replication technique. Furthermore, it will be more easy to implement practical SI systems because of simple CFT reduction scheme of the proposed memory cell.
